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I. INTRODUCTION
T HE low-noise amplifier (LNA) is one of the most critical building blocks in modern integrated radio frequency (RF) transceivers for mobile communications. It is included in the receiving chain and is directly connected to the antenna or placed after the RF bandpass filter (i.e., the image rejection filter) [1] - [4] . It must enhance input signal levels at gigahertz frequencies while preserving the signal-to-noise ratio (SNR) and avoiding intermodulation distortion. Since in most RF receivers the input power ranges from 20 to 110 dBm, noise figure and linearity are very important parameters of LNA's. Typical values for noise figure and the third-order intercept point are 1.5 and 10 dBm, respectively.
Other critical performance parameters of LNA's are gain and impedance matching. Indeed, a high gain at gigahertz frequencies, in addition to producing intermodulation distortion, can lead to instability, and mismatch can cause various drawbacks such as power loss and, hence, signal-to-noise reduction. Gain ranging from 12 to 25 dB and a better than 10-dB return loss must be provided.
As far as impedance matching is concerned, different considerations have to be made for the input and output. Impedance matching at the input is always required, while at the output it is only necessary when the LNA drives an external image filter which, in this case, is placed between the LNA and the mixer. However, in those integrated receivers in which the image filter is driven by the antenna, the LNA can directly be connected to the mixer and no output matching is required [4] . The direct on-chip connection between the LNA and the mixer provides better linearity and saves power consumption, but more stringent performance to the image filter are required to avoid noise-figure degradation. Another important consideration concerns the impact of the matching network on the noise figure. A matching network at the LNA output has a negligible effect on noise-figure performance, but it affects linearity if a low output load (i.e., 50 must be driven. In contrast, the matching network at the LNA input greatly determines the noise figure. As is well known, a noise figure can be minimized by choosing the optimum source impedance that, in turn, means the optimum matching network [5] . The present trend in the design of LNA's is to see the matching network as inherently belonging to the LNA and to optimize passive and active components during the same design steps [6] , [7] . Thanks to integrated inductors, this approach allows low noise figure and high return loss to be achieved at the same time, provided that a good model of packaging effects is available.
Thermal and shot noises due to base resistance and collector current respectively, are the dominant contributions to the noise figure in a bipolar transistor [1] . Although, in principle, can indefinitely be reduced placing a large number of transistors in parallel or by using multi-emitter transistors, in practice, this increases the base-collector capacitance hence placing a limitation on the minimum achievable value of noise figure [6] . Moreover, reducing the noise figure by increasing contrasts with the present trend of reducing power consumption [4] , [8] . Therefore, apart from technology advances, the only way to design LNA's with moderate bias currents and low noise figures is to find innovative arrangements which combine active components with improved matching networks. This is true for both bipolar and CMOS LNA's, although in this paper, we will consider only bipolar circuits.
The paper will focus on LNA's based on the cascode amplifier, which seems the best basic structure for a good trade-off between low noise, high gain, and stability [9] . Of course, any consideration concerning noise performance and impedance matching can easily be extended to the cascode differential amplifier, which is more frequently used in integrated RF receivers.
The noise figure of cascode LNA's using different approaches for impedance matching will be exhaustively discussed, and accurate equations will be given for an optimized design. Moreover, an innovative arrangement for the inputmatching network shall also be presented. The paper is organized as follows. In Section II, the basic cascode amplifier without matching and with two different approaches for impedance matching are analyzed. Only input impedance matching is considered, since it mainly affects noise figure performance, as mentioned above. Equations are given pointing out the effects of different matching networks on the noise figure. In Section III, an improved matching network is presented which is able to filter out dominant noise contributions, thus greatly reducing noise figure. Finally, in Section IV, the LNA's are compared using SPICE and the model parameters of an RF bipolar technology. Fig. 1 shows a simplified schematic of a cascode amplifier. Its use as LNA has the advantages of high operating frequency and excellent frequency stability at high gain, thanks to the common base transistor which provides high isolation between input and output terminals and avoids Miller amplification of the base-collector capacitance of [4] , [10] . Drawbacks with respect to the simple common emitter amplifier are a slightly higher noise figure [4] and a lower output swing, which are both caused by
II. CASCODE AMPLIFIER
The circuit needs a proper input-matching network while the output matching can be achieved by setting to 50 or by using a noninverting (or inverting) follower as output stage. Resonant load can also be adopted instead of resistive load to improve output swing, noise figure, and frequency capability [2] , [11] . It also increases image-signal rejection.
To better understand how the matching networks considered below affect noise performance, it is interesting to compute the noise factor of the cascode amplifier without matching and to compare it with the noise factor of the matched LNA's.
Using the e-shift or Blakesley transformation [6] for the noise source associated with the parasitic emitter resistor the noise factor NF at the generic frequency as calculated in the Appendix, is (1) where (2) and and are the transistor transition frequency and current gain, respectively. In (1), we referred to the -hybrid small signal bipolar junction transistor (BJT) model [5] and we assumed It is useful to point out the various noise contributions to the noise factor in (1) so that they can easily be referred below.
Term is the contribution to NF of the thermal noise of and term is caused by the shot noise of terms and are the white and the frequency-dependent shot noise components due to respectively. Terms and are the white and the frequency-dependent components produced by respectively. Calculated and simulated noise figures for the circuit in Fig. 1 with an ideal biasing are shown in Fig. 2 . Process and design parameters are given in Table I . The agreement between simulated and calculated noise figures is better than 0.3 dB up to 1.2 GHz. The deviation between the two curves is caused by the noise components of transistor which were not considered in the analysis.
If we assume (3a) (3b) the input impedance becomes
Of course, parameters in (4) refer to transistor Term is the base-collector capacitance of To achieve input impedance matching, an appropriate lossless matching network must be used.
A. Parallel-Connected Matching Network
The cascode LNA with a general matching network in parallel to the input (block MN) is shown in Fig. 3 . This approach to input matching is usually adopted with off-chip matching networks. Off-chip matching takes advantage of high-reactive elements and allows a good tradeoff between noise figure and return loss. Moreover, accurate evaluation of parasitic elements due to packaging is not required, since their effects can be absorbed by the external network.
To achieve input matching (i.e., the following conditions must be satisfied:
where is the operating frequency. To evaluate noise, a resistor equal to and an inductor can be used to match real and imaginary parts of the input admittance, respectively. Of course, this approach produces an accurate value for the noise factor only at the operating frequency (i.e., at the matching frequency), since the noise factor at any other frequency is strictly dependent on the specific matching network. From the Appendix, the following results: (6) Under the matching conditions (5a) and (5b), we can write (6) as follows: (7) Looking at (7), several effects can be pointed out which concern the parallel matching network. The frequency-dependent contributions of and in (1) disappear. A new frequencydependent term appears, which is due to A dominant term equal to 0.5 arises which is due to and caused by the low real part of (i.e., at the operating frequency The last two terms in (7) are due to and respectively, and are usually negligible.
Calculated and simulated noise figures for the circuit in Fig. 3 are shown in Fig. 4 . The operating frequency was set to 900 MHz. The discrepancy between simulated and calculated noise figures is better than 0.2 dB at the operating frequency and remains better than 0.3 dB in the range of 0.6 GHz-1.2 GHz. Again, it is caused by the noise components of
B. Series-Connected Matching Network
The approach to the impedance matching shown in Fig. 3 causes a fundamental limitation in noise-figure performance. Indeed, the minimum achievable value of the noise figure is 1.76 dB. If we consider the further noise contributions in (7) and those of a real LNA, which come from the biasing, this approach becomes inadequate for most RF applications. Moreover, an off-chip matching network increases board complexity and, hence, cost.
More efficient matching networks can be designed that overcome this limitation and allow very low noise figures to be achieved. They can take advantage of on-chip inductors [12] - [14] to provide a higher degree of integration.
The best state-of-the-art solution seems to be the one shown in Fig. 5 [9] .
is a spiral or bond-wire inductor [1] , [15] and achieves the real-part input matching. The sum of and provides the imaginary-part input matching.
can be put on-or off-chip [16] , depending on its value, which is mainly set by the operating frequency. Since integrated inductors with high values exhibit low low self-resonant frequency, and need a large silicon area, discrete inductors can be preferable when high inductances are required. In any case, can take into account parasitic inductances due to bond wire, lead, etc. is the real part of the input impedance before matching, given in (4). Since, for typical RF processes and operating frequencies, the real part of the input impedance approaches and we can assume the input impedance as being purely imaginary in the following.
The noise factor was calculated in the Appendix and is (9) Assuming matching conditions at the operating frequency and (9) becomes (10) By comparing (10) with (1), we can make the following considerations. White-noise terms in (1), which were related to and disappear. A new frequency-dependent term appears which is due to [the third term in (10)] and is produced by the imaginary part of the matching network. Finally, the frequency-dependent term of is increased by a factor 4.
It is worth noting that, unlike parallel matching, series matching cuts white-noise contributions coming from and but enhances the contribution of and produces the frequency-dependent term of Although the noise factor is greatly improved, as will be shown in Section IV with greater detail, these last two components remain the dominant ones in (10) . Fig. 6 shows the noise figure predicted by (9) and the one simulated using SPICE. The circuit was matched to 50 at 0.9 GHz. Again, an ideal biasing was considered and the design parameters in Table I were used. The deviation of the calculated noise figure from the simulated one is around 0.2 dB at the operating frequency and is better than 0.3 dB for the range considered.
III. PROPOSED SOLUTION
The matching network in Fig. 5 cuts dominant noise components coming from the output mesh which were present in (1), but, compared with the circuit in Fig. 3 , it increases the noise component of and introduces the frequency-dependent term associated with although the term equal to 0.5 does not appear. Therefore, a matching network which is capable of reducing noise components caused by and is required to further improve the noise figure.
Actually, due to the high transition frequencies of modern RF processes and the high ratio of the transition frequency to the operating frequency in most RF applications (typically around ten), frequency-dependent terms coming from the output (i.e., associated with and are usually very small. Therefore, a matching network which reduces input noise contributions can greatly reduce the overall noise, even if output noise contributions are increased. Efficient filtering on the input-noise components can be achieved by placing a capacitor between the base and the emitter nodes of the input transistor in Fig. 5 . Capacitor provides a mixed parallel-series matching network, as shown in Fig. 7 .
By assuming (that means is much lower than the impedance of and neglecting the matching conditions (5a) and (5b) for the circuit in Fig. 7 circuit become, respectively
where parameter is (12) and accounts for Under matching conditions at the operating frequency it can be demonstrated (see Appendix) that the noise factor is (13) Thanks to parameter which is lower than unity, the parallel-series matching network not only filters out the whitenoise components coming from the output mesh (i.e., from and as the series network does, but also reduces the noise contributions of the input mesh which are caused by and However, the frequency-dependent contributions due to and are increased. Nevertheless, these last terms are much lower than those caused by and as mentioned before. By inspecting (13) , an optimum value of parameter can be found to minimize the noise factor under matching conditions. We could say that provides a tradeoff between the frequency capability of transistor and the noise factor, reducing the former while improving the latter. Indeed, the transition frequency and the dominant noise components related to and (in part) are reduced by a factor and respectively. Of course, an optimum tradeoff between frequency capability and noise factor may be achieved provided that processes with a much higher transition frequency than the operating frequency are available.
As a final remark, note that the sum of and is reduced, thanks to parameter according to (11b). If we consider integrated inductors with a low -factor [11] - [14] , lower overall inductance means lower loss resistance, which in turn leads to a further improvement in the noise factor. Fig. 8 shows the noise figure for the circuit in Fig. 7 predicted by (A4) and simulated using SPICE. The circuit was matched to 50 at 0.9 MHz. The deviation of the calculated noise figure from the simulated one is around 0.2 dB at the operating frequency and remains better than 0.3 dB up to 1.2 GHz.
IV. SIMULATION AND COMPARISON
The circuits in Figs. 3, 5, and 7 were designed using the model parameters of a high performance silicon bipolar technology by STMicroelectronics. More specifically, we used a two-emitter NPN transistor with 12-m emitter length whose main parameters are summarized in Table I . The bias current was set to 3.5 mA. To achieve a sufficiently low equivalent base resistance (12 for two transistors were placed in parallel. An operating frequency of 900 MHz, a matching condition to 50 and a gain of 25 dB were set. The reactive elements were considered ideal and the same biasing was used for all the circuits. Main design parameters are summarized in Table I .
Unlike the circuits in Figs. 3 and 5, whose noise factor is set by process and the bias current, the noise factor of the proposed LNA can be also optimized with respect to according to the plot in Fig. 9 , which was derived from (13) . This plot shows a minimum of the noise figure for a value of around 0.45, which corresponds to an optimum value of 1.5 pF. Fig . 10 shows the optimum source resistance, of the circuit in Fig. 7 versus By choosing the optimum value, the optimum source resistance is equal to 50 Moreover, by setting according to (11b), optimum source reactance is also achieved [7] .
The actual and the minimum noise figures of the LNA in Fig. 7 are shown in Fig. 11 . It is apparent that at the operating frequency (i.e. under matching conditions), the actual and the minimum noise figures are equal.
As mentioned before, the improvement in the noise figure is more effective with higher ratios of transition to operating frequencies. Fig. 12 shows the difference between the noise figures with and without versus for three different operating frequencies. Again, two transistors were placed in parallel and a bias current of 3.5 mA was set. The improvement in the noise figure which means varies from 1 to 0.1 dB for operating frequencies ranging from 0.9 to 2.7 GHz, respectively.
Main noise contributions to the noise factor due to single noise sources and the resulting noise figure evaluated at 900 MHz are listed in Table II . The strong reduction of the dominant terms due to and provided by the parallelseries matching network is quite clear. Fig. 13 refer to the same LNA's discussed previously, these three curves are slightly different from those in Figs. 4, 6 , and 8, since they account for the noise due to the biasing.
V. CONCLUSION
Low-noise RF cascode amplifiers using different approaches for input-impedance matching have been accurately analyzed and compared in terms of noise-figure performance. The filtering effect on the noise sources caused by the matching network has been pointed out, and design equations for the noise figure have been validated with SPICE using the model parameters of high-performance bipolar technology. Finally, a parallel-series matching network has been proposed, which allows dominant noise contributions to be reduced and a very low noise figure to be achieved.
APPENDIX
In order to compute the noise factor for the circuits in Figs. 1, 3 , 5, and 7, we used the general model in Fig. 14 , where the common base transistor was considered as an ideal lossless current buffer. This approximation simplifies the noise-factor equations, making them suitable for practical circuit design without appreciably affecting accuracy. The model includes the noise sources of transistor the noise source of load-resistance the extra capacitor and the impedances and accounts for the source and is given by (12) . Since the real part of is much lower than the imaginary part for typical operating frequencies, we will neglect it [1] , excepting the parallel matching in which the assumption of nonzero input conductance is necessary.
Setting in (A2) (i.e., and we get (1) . Setting in (A2) and replacing the noise power spectrum of with according to Fig. 15, we get (A3) , shown at the top of the page.
Substituting and in (A3), we obtain (6). Setting in (A2) and we get (9) . Setting in (A2) and we get (A4), shown at the top of the page, where is the transition frequency given by Using (11a) and (11b) in (A4), we get (13).
